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Abstract
The temperature dependence of the IC(VBE) relationship
can be characterised by two parameters: EG and XTI. The
classical method to extract these parameters consists in a
"best fitting" from measured VBE(T) values, using least
square algorithm at constant collector current. This
method involves an accurate measurement of VBE voltage
and an accurate value of the operating temperature. We
propose in this paper, a configurable test structure
dedicated to the extraction of temperature dependence of
IC(VBE) characteristic for BJT designed with bipolar or
BiCMOS processes. This allows a direct measurement of
die temperature and consequently an accurate
measurement of VBE(T). First, the classical extraction
method is explained. Then, the implementation techniques
of the new method are discussed, the improvement of the
design is presented.
1. Introduction
Due to the considerable expansion of portable
applications like cellular telephone, PALM, electronic
organiser and others, great interest is given to design
methodologies for low consumption. As a consequence,
we observe a continuous decrease of the values of the bias
current and the supply voltage used in mixed integrated
applications. Due to their very low consumption and their
wide temperature range of operation, bandgap references
are widely used in various types of analog circuits for
signal processing such as A/D and D/A converters,
voltage regulators and a number of measurement devices.
Designing high stability circuits such as bandgap
references demands to obtain a very good correlation
between the physical parameters and their representation
model used in electrical simulations. Characterising these
parameters for low voltage and current operating points
over a wide range of temperature is out of the current
foundry measurement protocols. At low operating bias
conditions parasitic effects are exhausted, this greatly
modify the stability conditions at high temperature of
critical designs such as bandgap references. This stability
may be deduced from the BJT’s saturation current
equation commonly used in the electrical simulators [1]
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where q is the electron charge, k is the Boltzman constant
and EG is the forbidden energy band value at 0K of silicon,
including bandgap narrowing, XTI is a constant parameter,
related to the temperature dependence of the mobility of
minority carriers in the base region and T0 is the reference
temperature.
EG and XTI are among the most difficult parameters to
be extracted or estimated. This is due to several reasons.
Firstly due to impurity bandgap narrowing effects, it is
very difficult to estimate the real value of EG at 0K. In
modern bipolar processes, the emitter doping profile has a
very high peak value resulting in a decrease of the
bandgap energy by about 45meV [2] for the Si devices
and in the order of 150meV for the SiGe HBT’s. Thus,
this reduction must be included in the model. Secondly,
due to the correlation between EG and XTI it is not possible
to extract these parameters separately.
We propose in this paper, a test structure based on
bandgap reference voltage that allows a more accurate
extraction of EG and XTI parameter values by a direct
measurement of the circuit operating temperature and
therefore, a performance improvement of the same design.
In part 2 we discuss the difficulties encountered in
determining accurately the EG value. The extraction
method for EG and XTI parameters is proposed in part 3. In
part 4 we detail the proposed implemented method and
discuss the experimental results in part 5. We give the
improvement possibility of the circuit in part 6 before to
conclude in part 7.
2. Si bandgap energy determination
In order to determine the theoretical expression of
parameters EG and XTI used in the simulation model
according to (1), the equation of IS(T) obtained in the
Gummel-Poon model [1] is recapitulated in this section. It
can be written as
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where Ae is the emitter area, ni is the intrinsic carrier
concentration, Dnb(T) is the mean diffusion constant of
electron in the base region, Nab(x,T) is the impurity
doping in the base, ∆EGbgn represents the decrease of the
bandgap of silicon due to high level impurity doping.
Wbem and Wbcol are the limit of the neutral base from
emitter and collector at zero biasing and nie(T) represents
the effective doping profile of intrinsic carriers given by
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Using the Einstein relation [3] and the mobility
temperature variation, the mean diffusion constant Dnb 
can be written as
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where EN is the temperature exponent. The temperature
variation of the Gummel number can be written as
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where Eρ is the temperature exponent for the Gummel
number. According to the Boltzman theory, ni is given by
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The values of EG and XTI of (1) can be obtained from
physical experiments. However it appears [2], [4-5], that
using values derived from solid state physics to design
critical devices such as bandgap reference voltages, does
not allow a satisfactory agreement between simulations
and experiments. This discrepancy is shown to be mostly
due to the approximation made for EG(T) in (6), which for
many applications, is assumed to be linear. The equation
of the temperature sensitivity of the energy band gap
according to this assumption results in
aTETE GG −= )0()(  (7)
For high accuracy applications this model turns out to be
unsatisfactory. More accurate model is defined [8] as
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However, as shown in [6], (1) can not be justified from (8)
and (6). To solve this problem, another model [7] of EG(T)
was developed as
TbTaTETE GG ln)0()( ++= (9)
The equation of nie(T) using this expression with (3) and
the expression of ni(T), as defined in (6) gives
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using (2), (4), (6) and (10) we obtain finally
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By identifying this equation with (1), which is used to
model the temperature variation of the saturation current
in electrical simulation, results in
GbgnGG EEE ∆−= )0(
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where EG and XTI are the parameters used in SPICE to
model the temperature variation of IC(VBE) characteristic
for a BJT. In Fig. 1 we give the different models
according to (7), (8) and (9) in which the different curves
represent:
1. EG1(T) the linearized model (7) of EG5(T) from the
chosen reference temperature,
2. EG2(T), the value obtained with (8) and α=7.021×10-4
V/K, β=1108K and EG2(0)=1.1557eV [8],
3. EG3(T), the related model to (8) and α=4.73×10-4V/K,
β=636K and EG3(0)=1.170eV [7],
4. EG4(T), that corresponds to (9) and EG4(0)=1,1663V,
a=6.141×10-4V.K-1 b=-1.307×10-4 [6],
5. EG5(T), that corresponds to (9) and EG5(0)=1.1774V,
a=3.042.10-4V×K-1 and b=-8.459×10-5 [6].
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Fig. 1. Illustration of the different modelling of the
temperature variation of the Si energy band gap.
As show in Fig. 1 there is no accordance in the values of
bangap at 0K predicted by each model. The discrepancy
between the EG5(0) and EG2(0) is about 22mV. This
corresponds to the range of accuracy in low voltage design
of bandgap references. This discrepancy is magnified
assuming the extrapolated value of EG5(T) at the absolute
zero temperature, EG0. Furthermore, by considering the
bandgap narrowing effect, the error introduced by this
assumption may rise up to 90mV. Since more and more
(12)
bandgap reference voltages operate down to 600mV [9-
11], it is clear that the performance improvement of low
consumption circuits implies a more accurate
determination of this parameter. Thus, not only an
accurate model is required for the ultra low voltage, low
consumption applications but also a good extraction
strategy of the physical parameters on the process of
integration and at the circuit working conditions.
3. Extraction method of EG and XTI
The relations given in (12) need a determination of EN,
Eρ, b, EG(0) and ∆EGbgn. In practice it is preferable to
obtain directly EG and XTI from measurement techniques
without a definition of the previous parameters.
 
Several
methods have been proposed to extract the temperature
coefficients of the forward transport saturation current.
One uses directly the IS(T) characteristic data. However,
this method is not accurate because IS does not come from
direct measurements but from linear regressions. It is
shown [12] that the sensitivity of IS with temperature is
very important, around 20% per degree. Another results
from a fit on VBE(T) at low collector current value which
is more accurate because VBE(T) is processed from direct
measurements. Its expression can be written as
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If VAR and VBE(T0) are known, EG and XTI can be
determined directly from VBE(T) using least square fit
without iteration. The accuracy of the precedent extraction
method depends directly on the accuracy achievable on
the measurement of VBE(T) characteristic. In other terms,
it depends not only on the voltage measurement but also
on the accuracy of the temperature determination. In
addition to long measurement time we can show easily
that a measurement error of 1% on the VBE(T)
characteristic may induce up to 8% of error on the
extracted values of EG.
The proposed solution, described below, is based on a
programmable configuration test cell implemented on a
bandgap reference circuit. It allows an extraction of EG
and XTI by measuring only a single temperature. It can be
performed using Meijer equations [13] that principle is
illustrated in the Fig. 2. Forcing identical collector
currents for QA and QB, that area ratio is more than unity,
makes their built-in voltage directly proportional to
absolute temperature. Standard calculation using IC(VBE)
characteristic results in
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Fig. 2. Bias of BJT’s under test for the temperature
measurement using (16).
Knowing T1, T2, T3, VBE(T1), VBE(T2) and VBE(T3), EG and
XTI can be extracted directly from (14) and (15). Then,
only the temperature T2 has to be measured. It is shown
[13] that an error ∆T2 less than 5°K has no significant
influence on the calculated values of EG and XTI. With this
configuration T1 and T3 are the real operating temperatures
of the circuit.
4. Implementation of the method on silicon
In the industrial context, processes are characterised
for a wide range of applications. Usually, the same model
card is used to simulate several types of circuit that do not
operate necessarily at the same bias level, either for low
current applications or power applications. In our case, a
number of bandgap test cells have been implemented in a
ST-Microelectronics BiCMOS process, as shown in Fig.
3. Using a “standard SPICE model card” to simulate the
temperature variation of VREF for the present bandgap
reference gives allure close to the curve (S0) as shown in
the Fig. 8.
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Fig. 3. Schematic of the programmable configuration test
cell implemented in a bandgap circuit core.
However, measurements performed on the circuit
implemented on silicon, in the temperature range
extending from –50°C to 100°C, point out another
temperature behaviour as shown (in •) in Fig. 8. Since EG
and XTI appear directly in the voltage reference equation,
a worth determination of these parameters induces direct
error on the prediction of VREF(T) characteristic.
This extraction method can be processed using only a
pair of transistors biased at a constant collector. However,
in order to obtain the working temperature of the device to
be modelled, we have implemented the test cell in a
programmable configuration of bandgap reference voltage
circuit. In this case, parameter extraction can be
performed in biasing the BJT’s under test at the same
level than that of the bandgap reference. Second order
effects such as self heating of the component under test,
the offset of op amp stage, the effects related to packaging
such as pressure, and other physical parameters can be
taken into account in the model.
 
Fig. 4. Photograph of the complete bandgap circuit,
including the implemented test cell, in the border is shown
the access pads.
The method has been implemented on a PNP transistor
pairs with an emitter area ratio of 8 (6µm², 48µm²), the
BJT’s are implemented in a BiCMOS process using a
3µm thick 0.8Ω-cm n-epitaxial layer, 2.5µm deep 21Ω/
base diffusion. The resistors have been implemented in an
n-well diffusion with 2kΩ/. The photograph of the
circuit is shown in Fig. 4. VREF is directly measured at the
base of QIN. The reference voltage is obtained by adding
the built-in voltage of QIN to the VPTAT generated by the
difference between the VBE of QA and that of QB. The
adjustment pads ADJ are used to correct the offset voltage
of VREF due to process spreading. Other access pads have
been added in order to modify the configuration of the
circuit on chip, in particular the saturation level of the
device under test. QC ensures the bias of BJT’s QA and
QB. Fixing the same potential through RX1 and RX2
imposes the equality between the collector current of QA
and QB. Due to the leakage current of the parasitic
transistor of QB which is eight time larger than that of QA,
the collector currents are not really identical, this effect is
even more important when the BJT’s work at the limit of
the saturation. Pads P4 and P5 have been added in order to
correct this effect and the offset of the amplification stage.
In practice, identical bias current for QA and QB must be
ensured whatever the temperature level is. In other terms
an external current source that is not influenced by the
temperature variation should be used. The collector
currents ICQA and ICQB increase with temperature. We can
rewrite (14) and (15) by including ICQA and ICQB as
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By re-evaluating the temperature equations we obtain
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Similar equation is obtained for T3. If we evaluate the
coefficient )ln(2 X
q
kTA =  for two temperatures T1=0°C
and T2=100°C, we obtain A≈0.3mV (0.45% of ∆VBE(T2)),
for a variation ∆VBE(T2)=70mV. This gives evidence that
the temperature variation of IC has a weak influence on the
values of T1 and T2.
5. Experimental results
EG and XTI extractions have been performed with two
different methods and the results have been compared.
The first method consists in a best fitting on measured
data of the VBE(T) characteristic processed on a single
BJT. A complete set of resulting IC(VBE) characteristics
from –50°C to 125°C is represented in Fig. 5.
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Fig. 5. Complete set of IC(VBE) characteristic for a BJT in
the temperature range of –50°C to 125°C, measured by a
step of  25°C.
Several VBE(T) characteristics at a fixed collector current
can be extracted from this set. EG and XTI best fitting
values have been obtained from a fit of (13) on the
complete set of VBE(T) characteristics measured on a
range of current extending from IC=1×10-8 to 1×10-5A.
This results in an infinite number EG and XTI couples, due
to the correlation between these parameters. These
couples of value form a straight line called “characteristic
straight” as shown in Fig. 6. The second one is an
analytical method using the solution of (14) and (15). The
complete characteristic VBE(T) of the pair of transistors
QA and QB has been measured directly on the biased test
cell for a number of samples. The temperature sensor
HP34970A with sonde pt100 4 wires and a precision less
than 1°C is placed on the component. The ensemble of the
devices: component-sensor is placed in a hermetic
partition. Great care is given to insure that each point is
measured in a complete thermal equilibrium. Voltage and
current measurements have been performed with the
HP4156 parameter analyser. The VBE(T) characteristic is
measured between –50°C to 125°C by a step of  25°C.
The reference temperature has been chosen at T2=25°C.
Data measured at  the temperature T1=-25°C and T3=75°C
have been used in (14) and (15) and have been compared
to the data processed with the computed temperatures.
1
1.05
1.1
1.15
1.2
1.25
1.3
0.5 1.5 2.5 3.5 4.5 5.5 6.5
XTI
Ex
tra
ct
ed
 E
G
EG from fitted VBE(T)
EG T_measured
EG T_computed
(C2)(C1)(C3)
(C1)
(C2)
(C3)
Fig. 6. “Characteristic straight ” EG(XTI) extracted from
the best fitting of VBE(T) and from analytical method with
measured and computed temperature values.
Note that the EG(XTI) “characteristic straight”,
illustrated in Fig. 6 and derived from  the best fitting
method (C1) is in good correlation with that obtained with
the analytical method (C2) by substituting the measured
T1 and T3 into (14) and (15). This gives indication of the
equivalence between these two methods. The temperature
values used in these first extractions are both those given
by the temperature sensor. However they are in poor
agreement with the values computed from (16) that
correspond to the real temperature of the BJT’s under test.
The third straight line (C3) is extracted using the
analytical method by considering also T2=25°C as a
reference and computing the values of T1 and T3 from
(16).
The difference between the measured and computed
values of the temperatures T1, T2 and T3 using the ∆VBE of
BJTs QA and QB is shown in Table 1 for five samples of
the test cell. The measurement error at the reference
temperature T2=25°C is assumed to be negligible. The
difference between the measured and the computed
temperatures varies from –2°C to –5°C for T1, and from
4°C to 7°C for T3. In fact the slope of VBE(T) at 25°C is
modified by about 8%, but this is enough to introduce a
dramatic difference in the value of the extracted
parameters. Assuming that the transistors QA and QB are
correctly matched, the difference between the external and
the die temperatures is due to the bias current of the
circuit, and then to self-heating of QA, QB and the other
components on the chip. This effect is pointed out by the
analytical method.
T_measured - T_computed (K)
Measured
temperature (K)
sample 1 sample 2 sample 3 sample 4 sample 5
T1 = 247 -3.6 -4.53 -4.35 -4.61 -1.82
T2 = 297 0 0 0 0 0
T3 = 348 6.61 5.64 3.99 4.02 7.28
Table 1. Comparison of uncertainties in the temperature
values obtained from the sensor and that computed from
(16) for five samples of the bandgap test cell.
Couples belonging to each “characteristic straight”
have been introduced in the model card to simulate the
bandgap reference
 
voltage. As shown in Fig. 8, there is a
very good correlation between the measured value of
VREF(T) performed on one sample of the circuit and that
simulated with the model card in which the values of EG,
XTI extracted from the analytical method have been used
(curve (S1)). According to the VREF(T) characteristic
(curve (S0)) predicted by the simulation with the model
card, in which EG and XTI are extracted from the “best
fitting” method,  the VREF(T) allure seems to be close to a
bell curve. This is the expected typical shape of the
temperature variation of a bandgap reference voltage,
which does not correspond to the variation measured on
the circuit. Observing the discrepancy between the real
and simulated values of VREF(T), using the best fitted
parameters, demonstrates the difficulty in optimising  the
structures.
6.
 
Improvement of the structure
The bandgap reference voltage is obtained by adding
the base-emitter voltage of QIN, which is PTAT, and the
∆VBE generated by the couple QA and QB which is CTAT
(Complementary To Absolute Temperature). To obtain a
CTAT voltage, the transistor QB is made eight times larger
than QA. Because of the low voltage operating of the
circuit, these components work in the saturation region,
therefore their parasitic transistors introduce non-linear
component in the generated ∆VBE. This results to a
dramatic rise of VREF(T) characteristic with the
temperature. Unfortunately this effect is not pointed out
by the standard model card. The temperature behaviour of
VREF(T) expected from the considered bandgap reference
circuit matches the (S0) curve (Fig. 8) which is not that
measured on the circuit (in •). Using the model card in
which EG and XTI are extracted with the proposed test
structure, the temperature stability of the design could be
improved. Adjustment resistors RadjA is added between P5
and P6 in order to correct the non linear component of
∆VBE due to the substrate leakage current and the offset of
op-amp stage. The simulated VREF(T) characteristic for
some values of RadjA is illustrated (S1-S4) in Fig. 8.
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Fig. 8. Comparison between the temperature variation of
the reference voltage measured on a sample of diffusion
lots with the simulated variation of improved circuit.
It is clearly shown in this figure that with a good
extraction strategy of the physical parameters, a better
correlation between the simulation and the measurement
can be performed. It has been done with a configurable
test structure that gives a possibility to really improve the
design.
7. Conclusion
Different extraction methods of the parameters related
to the temperature variation of the saturation current of the
BJT are presented, tested and discussed in this paper. The
first one consists in a best fitting from VBE(T)
characteristic. In this approach, a complete built-in voltage
characteristic is needed. Therefore, perfect temperature
matching between the temperature sensor and the device
under test has to be achieved in order to minimise the
extraction errors. In this case the measurements have been
done with a single transistor. In addition to the long
measurement time, second order effects could not be taken
into account. Thus, a second approach has been proposed,
which is based on an analytical method. This allows a
direct measurement on the circuit implementation and
needs only one temperature measurement. The technique
is implemented in a programmable configuration test cell
based on a bandgap reference voltage circuit. It is clearly
shown that the parameters extracted from this new
approach allow a very close matching with the
temperature variations observed on a real bandgap
reference voltage. In other terms, parameters extracted
with this last method include the second order effects of
the complete circuit which are impossible to reproduce
using an extraction with a single component. The present
test structure can be used to prototype the design of more
accurate low voltage reference circuit.
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